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ABSTRACT
We propose a solution to the increased computational demands of Extremely Large
Telescope (ELT) scale adaptive optics (AO) real-time control with the Intel Xeon Phi
Knights Landing (KNL) Many Integrated Core (MIC) Architecture. The computa-
tional demands of an AO real-time controller (RTC) scale with the fourth power of
telescope diameter and so the next generation ELTs require orders of magnitude more
processing power for the RTC pipeline than existing systems. The Xeon Phi contains
a large number (> 64) of low power x86 CPU cores and high bandwidth memory
integrated into a single socketed server CPU package. The increased parallelism and
memory bandwidth are crucial to providing the performance for reconstructing wave-
fronts with the required precision for ELT scale AO. Here, we demonstrate that the
Xeon Phi KNL is capable of performing ELT scale single conjugate AO real-time con-
trol computation at over 1.0 kHz with less than 20 µs RMS jitter. We have also shown
that with a wavefront sensor camera attached the KNL can process the real-time con-
trol loop at up to 966Hz, the maximum frame-rate of the camera, with jitter remaining
below 20 µs RMS. Future studies will involve exploring the use of a cluster of Xeon
Phis for the real-time control of the MCAO and MOAO regimes of AO. We find that
the Xeon Phi is highly suitable for ELT AO real time control.
Key words: instrumentation: adaptive optics – methods: numerical
1 INTRODUCTION
Ground based optical and near-infrared astronomical tele-
scopes suffer image degradation due to the optical aber-
rations introduced by the Earth’s turbulent atmosphere.
Adaptive optics (AO, Babcock 1953) is a technique that
has been successfully deployed to help reduce the effect that
the atmosphere has on scientific observations. The basic op-
eration of AO involves detecting the shape of an incoming
wavefront using a wave-front sensor (WFS) and using this in-
formation to correct for the atmospheric perturbations using
an optical correcting element, usually a deformable mirror
(DM). The wavefront measurements are normally approxi-
mated by measuring the local wavefront slope at a number
of discreet points in the pupil plane and the approximate
wavefront phase can be reconstructed from these local slope
measurements using a typically computationally intensive
approach.
The atmosphere is constantly changing, and so adaptive
optics systems need to operate at rates consistent with the
rate of change of the atmospheric conditions. This is char-
acterised by the atmospheric coherence time, τ0, typically
? E-mail: d.r.jenkins@durham.ac.uk
of order 1ms at optical wavelengths of around 500 nm. Not
only should the exposure time of the WFS be < τ0 to cap-
ture a ’snapshot’ of the turbulent phase, but the correction
also needs to be applied within this time window otherwise
the turbulent wavefront will have evolved past the point of
measurement by ≥1 rad of wavefront error and the correction
after this time will no longer be valid.
1.1 AO systems
An adaptive optics Real-Time Controller (RTC) is the hard-
ware and software responsible for ensuring that the AO cor-
rection is computed and applied at the required rate for the
atmospheric conditions (Figure 1), typically of order 1 kHz
for visible wavelengths, such that correction is applied within
an atmospheric coherence time. The RTC takes wavefront
sensor information (images) as input, calculates local wave-
front slopes, computes the residual wavefront shape, and
converts this to the required commands to be sent to the
DM. The required high frame rate places strict requirements
on the performance of the RTC so that it can meet the de-
mands set out by the requirements of the AO instrument.
Additionally, the variation in frame rate (the jitter) must
also be low, otherwise scientific performance begins to suf-
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Figure 1. Schematic overview of closed loop Adaptive Optics.
The control system is responsible for taking WFS images, pro-
cessing them, reconstructing the incident wavefront and deliver-
ing the corrections via the adaptive mirror.
fer. An AO system’s requirements are mostly defined by the
parameters that quantify the strength and conditions of the
atmospheric turbulence present at the site of observation, by
the telescope size, and by the AO system type. These param-
eters can change for different types of scientific observation
and for different operating wavelengths.
There are different classifications of AO control sys-
tems ranging from comparatively simple Single Conjugate
AO (SCAO), which uses a single guide star for correc-
tion with a single DM, to more complex systems such
as Multiple Conjugate AO (MCAO, Dicke 1975; Beckers
1988; Johnston & Welsh 1994) and Laser Tomographic AO
(LTAO, Murphy et al. 1991; Tallon & Foy 1990) which use
many different reference stars and can employ multiple cor-
recting elements. This paper will concentrate on the SCAO
regime.
1.1.1 ELT-scale AO RTC
The dependence of AO system requirements on telescope di-
ameter is an extremely important consideration for the next
generation of Extremely Large Telescopes (ELTs), including
the Giant Magellan Telescope (GMT, Johns et al. 2004), the
Thirty Meter Telescope (TMT, Stepp & Strom 2004) and
the European Southern Observatory (ELT, Spyromilio et al.
2008), with primary mirror diameters greater than 20m. The
computational complexity of the conventional wavefront re-
construction algorithm scales with the fourth power of tele-
scope diameter; this is due to the dimensions of the control
matrix which are governed by the number of correcting el-
ements in the DM and the number elements of the WFS
which both scale to the second power of telescope diameter.
This presents a huge challenge in the process of designing an
RTC suitable for ELT scale AO, both in the choice of hard-
ware suitable to process the computational demands and
with producing software capable of delivering performance
that meets the requirements of the AO system.
Many typical AO reconstruction techniques involve
computing one or more large matrix-vector-multiplications
(MVMs) where the dimensions of the matrix are defined by
the number of degrees of freedom (DoF) in the system. A
control matrix, which contains information relating to how
certain wavefront measurements correspond to the appropri-
ate actuator commands, is multiplied by a vector containing
the wavefront slope measurements, the results of which can
yield the wavefront shape required for correction. A control
matrix of dimensions (NxM) is made up of N DoF of a wave-
front slope measurement and M actuators in the correcting
element. This makes the MVM very large for ELTs requiring
on the order of N2 calculations where N ≈ M.
The large MVM calculation is a memory-bandwidth
bound problem, since the processing time is dependent on
the rate that the processing unit can read the large ma-
trix from memory (typically several GB), each AO RTC cy-
cle. This therefore favours computational architectures with
large memory bandwidth. The Intel Xeon Phi (Intel 2017) is
one such architecture, containing a 16GB MCDRAM pack-
age, with a measured bandwidth as high as 480GB s−1. Mod-
ern graphics processing units (GPUs) also have large mem-
ory bandwidths. However, a standard x86 CPU will typi-
cally have an achievable memory bandwidth of <90GB s−1
and is therefore at a massive disadvantage for rapid process-
ing of large MVMs. They are therefore not well suited for
ELT-scale AO RTC. The Xeon Phi contains a large number
of cores, has a large memory bandwidth, and is also pro-
grammable as a conventional processor.
1.2 Real-time Controller Hardware
The first consideration when designing an AO RTC is to
choose hardware that can meet the requirements of the AO
system, both in terms of input and output (I/O) interfaces
for the instruments and in terms of computational perfor-
mance for the algorithms required. The computational re-
quirements are largely dictated by the reconstruction prob-
lem size. Historically, a variety of hardware architectures
have been used for AO RTC, including digital signal pro-
cessors (DSPs, Fedrigo et al. 2006), field programmable gate
arrays (FPGAs, Fedrigo et al. 2006; Rodr´ıguez-Ramos et al.
2012), central processing units (CPUs, Basden et al. 2010b)
and graphics processing units (GPUs, Basden et al. 2010b;
Truong et al. 2012).
These architectures have proved capable for previous
and current AO systems with varying advantages and dis-
advantages for each. The main disadvantage with DSPs, FP-
GAs and GPUs is the time cost associated with designing,
writing and, if necessary, modifying the RTC software. The
main advantage of FPGAs and DSPs is deterministic be-
haviour. Due to their more general computing nature, CPU
based systems can be at a disadvantage when it comes to
some specific computation problems, such as highly paral-
lelisable problems which may be better suited for GPUs,
however they are much easier to develop for, and are gener-
ally backwards compatible with common programming lan-
guages. For ELT-scale systems, two of the main challenges
are scaling of these systems for the increased computational
complexity (usually requiring many of these devices work-
ing in parallel), and future proofing the development of the
system for updated hardware.
The Intel Xeon Phi processor family combines many low
power x86 CPU cores utilising wide 512 bit vector registers
with high bandwidth on-chip memory to enable acceleration
of highly parallelisable tasks, while keeping the cores suffi-
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Figure 2. Schematic of Xeon Phi Knights Landing CPU showing
the MIC architecture along with the high bandwidth MCDRAM.
Each tile contains two CPU cores, two vector processing units per
core and a shared 1MB of Level2 cache. (DDR MC = DDR mem-
ory controller, DMI = Direct Media Interface, EDC = MCDRAM
controllers, MCDRAM = Multi-Channel DRAM (Intel 2016))
ciently fed with data. These x86 cores use the backwards
compatible x86 instruction sets which are used in the vast
majority of Intel and AMD based CPU systems. This al-
lows the Xeon Phi to leverage the benefits both of having
a CPU based architecture and of having a highly parallelis-
able workflow similar to that of GPUs. These attributes of
the Xeon Phi make it a very interesting candidate for an
ELT-scale AO RTC as they can be developed using conven-
tional CPU programming techniques. However due to the
relatively low performance of an individual Xeon Phi CPU
core, properly utilising vectorisation and parallelism is es-
sential for good performance.
In this paper we present an investigation of the suit-
ability of the Intel Xeon Phi Many Integrated Core (MIC)
architecture as the processor for ELT-scale AO RTC. Section
2 summarises our efforts with adapting existing RTC soft-
ware for use with the Xeon Phi platform, section 3 presents
our results and section 4 concludes with a summary and a
discussion of our work.
1.2.1 Xeon Phi: Knights Landing
Knights Landing (KNL) is the third generation Xeon Phi
processor and is the first to be released in the self-booting
socketed form factor, with a number of variants, as given in
table 1. Previous generation Xeon Phi chips were available
as accelerators only. The KNL processor can therefore be
used just like a conventional server processor and can run the
Linux operating system and standard software environment.
Existing applications can be ported to the Xeon Phi quickly:
recompilation is usually not even required, though code will
not be well optimised in this case.
The KNL introduces additional instruction sets, which
can be utilised for improved performance, including 512 bit
CPU registers, which allow Single Instruction Multiple Data
(SIMD) operation on 16 single-precision floating point num-
bers simultaneously per core, per instruction cycle. This im-
proves the parallelisation advantage of the KNL architec-
ture over previous processors, which included a maximum
of 256 bit wide vector registers. This 512 bit register is also
Table 1. Available Knights Landing models and their key spec-
ifications. The peak single precision (SP) TFLOPS is a theoret-
ical calculation resulting from the core count, the clock speed
(-200MHz for 512-bit vector operation), the vector register size,
the number of vector process units per core and the number of
floating point operations per fused-multiply-add. e.g for the 7210
model: 64×(1.3−0.2)×512/32×2×2 = 5325 GFLOPS. The memory
bandwidth is that as measured using the STREAM triad bench-
mark.
KNL Core Base CPU Peak Memory Memory
Model count Clock Speed SP Speed Bandwidth
(GHz) TFLOPS (GT/s) (GB s−1)
7210 64 1.3 4.51 6.4 450
7230 64 1.3 4.51 7.2 -
7250 68 1.4 5.22 7.2 480
7290 72 1.5 5.99 7.2 -
included in forthcoming (and most recent) standard Intel
CPUs, so any code optimisations made for this feature will
also be applicable to future non-Xeon-Phi CPUs. However,
it should be noted that for the KNL system, high utilisation
of 512 bit instructions reduces the base core clock speed
by 200Hz, which is taken into consideration in the peak SP
TFLOPS calculated in Table 1.
The wavefront sensor cameras can be directly attached
to the KNL via the PCIe bus. This is an advantage over
accelerator cards such as previous the generation Xeon Phi
cards and GPUs, where, unless specific effort is taken (of-
ten requiring specific network cards, and low level device
programming), image data must be transferred first to the
CPU from the camera, and then out to the accelerator (es-
sentially 2 PCIe transfers, with increased latency and jitter).
The previous generation of the Xeon Phi (Knights Corner)
has also been investigated for AO RTC (Barr et al. 2015),
showing promise for future processor generations (i.e. the
KNL).
2 DEVELOPMENT OF AO RTC USING A
XEON PHI
A large component of the time and effort required to de-
sign and produce an AO RTC stems from development of
the control software. For technologies such as DSPs, FPGAs
and GPUs, this can be extremely time consuming and re-
quire specific technological expertise without any guarantee
that the software will be in any way compatible with future
devices. CPU program development is comparatively more
straightforward with a choice of well documented and easily
accessible programming languages to choose from which are
compatible with a wide range of CPU based platforms.
2.1 Best case performance for ELT-scale SCAO
RTC
In order to determine the best performance achievable with
a Xeon Phi, we have developed a highly optimised algorith-
mic RTC, i.e. a simple software solution which performs all
the necessary RTC algorithms using optimised library func-
tions, but which is not pipelined, does not interact with real
camera or DM hardware, and which is not user configurable.
Therefore, although this RTC cannot be used in a real AO
MNRAS 000, 1–11 (2018)
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Figure 3. A figure showing the basic RTC operations, includ-
ing a) image acquisition and processing (background subtraction,
flat field application and threshold application), b) local wave-
front gradient computation (using a centre of gravity algorithm),
c) wavefront reconstruction (using a Matrix Vector Multiplica-
tion, MVM) and d) output of actuator commands. A thread will
process a defined set of subapertures from beginning to end. For
each subaperture, the local wavefront gradients are placed in a
slope vector such that all the x gradients come first and then the
y gradients ((x, y)i -> (si, sn/2+i )). The result of the MVM is a
vector of actuator commands which can be reformatted to show
the resulting shape of the correcting element.
system, it gives some idea of the minimum frame computa-
tion time (or maximum frame rate) which can be achieved
using this hardware. We note that an investigation using a
full on-sky tested RTC is introduced in later sections.
The simple simulator uses the OpenMP API
(OpenMP Architecture Review Board 2015) for multi-
threading and performs pixel calibration on fake image
data, centroiding of the calibrated pixels, an MVM recon-
struction of the centroids and finally introduces a gain
factor to the final result. The slope measurements are
computed as if all pixels are available at once. This is the
minimum computational requirement of an SCAO RTC
and gives a base-line for best-case expected performance of
the Xeon Phi. Figure 3 gives an overview of this system.
2.2 Real RTC software using the Durham AO
Real-time Controller
We have optimised a real on-sky tested RTC for the Xeon
Phi KNL in the form of The Durham Adaptive Optics Real
Time Controller (DARC, Basden et al. 2010b). DARC is a
freely available and on-sky proven AO RTC software pack-
age written in the C and Python programming languages. It
is built upon a modular real-time core which allows it to be
extended for many different AO RTC scenarios such as for
different AO regimes like SCAO and MOAO and allows in-
dividual algorithms such as pixel calibration and wavefront
reconstruction to be replaced or modified. The modular de-
sign also allows it to interface with many different devices for
wavefront sensing and wavefront correction (Basden et al.
2016), making it flexible enough to be used in almost any
AO situation. Because DARC is built on the C and Python
programming languages it can be compiled and run on many
different systems including the socketed Xeon Phi, as well as
x86, POWER8 (Basden 2015) and ARM processors. Within
DARC, wavefront sensor images are processed in parallel,
with sub-apertures being processed as soon as enough pix-
els have arrived at the computer. DARC uses a horizontal
processing strategy which allocates a similar workload to
each thread, with threads being responsible for processing
of a sub-aperture from start to finish (including calibration,
slope calculation and partial reconstruction). This means
that AO latency can be reduced, since by the time the last
pixels arrive at the computer, the majority of the processing
for that frame has already been completed. Here, we con-
sider the optimisation of DARC for use with the Xeon Phi
architecture, and report on performance investigations.
2.3 Main areas of DARC optimisation for the
Xeon Phi
As an x86 CPU the Xeon Phi shares many attributes with
standard CPU hardware. However, it is also very different
from previous CPUs with its many (≥ 64) low power cores,
its high bandwidth memory and the 512 bit wide vector reg-
isters for improved SIMD performance. While most software
developed for standard CPU systems can be compiled and
run on Xeon Phi hardware with no alterations, to make the
most of the new features, some optimisations are needed to
best utilise the available hardware, these include:
(i) thread synchronisation, to make efficient use of all
cores
(ii) memory access, to optimise for the fast memory
(iii) vectorisation, to take advantage of the wide vector
registers.
2.3.1 BIOS, Operating system and kernel setup
The operating system (OS) installed on the Xeon Phi used in
this paper is CentOS Linux 7.3 (The-CentOS-Project 2001).
To obtain the best low latency and low jitter performance
various changes have been made to the default settings of
the BIOS, the operating system and the kernel. The main
changes to the BIOS settings involve turning off Intel Hyper-
threading, which allows more logical threads to execute con-
currently on hardware cores. Removing Hyper-threading al-
lows each software thread to be pinned to a single hardware
core and removes scheduling inefficiencies caused when cores
switch between different Hyper-Threads.
Other BIOS settings include Xeon Phi specific settings
which relate to how the CPU handles memory address-
ing, with information available online (Intel 2015), and dif-
ferent modes which determine how the fast Multi-channel
DRAM (MCDRAM) is allocated, either accessible like stan-
dard RAM, reserved for the OS as a large last level cache
(LLC), or a mixture of the two; these modes are termed
’flat’, ’cache’, and ’hybrid’ respectively.
OS and kernel setup refers to options such as isolating
certain CPU cores so that the OS doesn’t schedule any pro-
gram to run on these cores without specific instruction, and
other options relating to CPU interrupts and different power
and performance modes.
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During our testing, we have identified that best perfor-
mance is achieved with the CPU set to Quadrant memory
addressing mode, and the MCDRAM was set to ’flat’ mode.
In ’flat’ mode, the MCDRAM is visible to the CPU on a
separate NUMA node from the standard RAM and so this
must be addressed either by explicitly allocating the mem-
ory in the program (using a NUMA library), or by executing
the program on the specific NUMA node to make use of the
fast MCDRAM. In this report the MCDRAM was allocated
by running software with the ‘numactl’ command with the
‘–membind=nodes’ option, ensuring that the entire RTC is
allocated on this NUMA node. On the Xeon Phi, the MC-
DRAM is 16 GB in size, which is sufficient to fit a whole
ELT-scale RTC.
2.3.2 Multi-threading and synchronisation
Multi-core CPU systems have become the norm in recent
years leading to DARC being developed using a multi-
threaded real-time core with the POSIX (’The-Open-Group’
2016) pthread library. The main method of ensuring thread
synchronisation has been by the use of pthread mutexes and
condition variables. A mutex is a mutual-exclusion variable
which allows threads to ‘lock’ a certain section of code, pre-
venting other threads from accessing these protected regions.
If a thread calls the lock function on an unlocked mutex vari-
able, then that thread will be allowed to proceed and then
the mutex becomes locked. Any other threads which attempt
to lock this mutex will have to wait at the lock function until
the mutex is unlocked.
If multiple threads are waiting at a mutex then they
will proceed one by one as the mutex is repeatedly locked
and unlocked by the preceding thread. A thread waiting at a
mutex will generally be descheduled by the operating system
scheduler and put to sleep, reducing power consumption and
freeing up the hardware for other threads to be scheduled.
This works well for low order multi-core systems with 2-16
CPU cores, as it allows for more threads than physical CPU
cores and the simultaneous descheduling and rescheduling of
these few threads when they are waiting at the same mutex
has little overhead.
However, for the Xeon Phi MIC architecture with ≥ 64
low power cores, DARC needs to be configured to execute
a single thread per core with > 48 threads to achieve maxi-
mum performance for ELT-scale SCAO (Figure 4). This can
cause problems when using mutexes and condition variables
as the constant sleeping and waking of this large number
of threads significantly increases latency. The solution that
we have developed is to use a structure similar to mutexes
called spinlocks, which also protect critical sections of par-
allel code but instead of sleeping and descheduling, threads
simply wait until they can proceed. This waiting process
constantly consumes CPU cycles but increases the system’s
responsiveness which massively reduces the latency when
using many threads as it is then much faster to resume op-
eration.
Unfortunately, condition variables do not work with
spinlocks and so we replace these where possible by sim-
ple volatile flag variables, taking care to ensure that thread
safety is maintained.
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Figure 4. A measure of the average frequency of DARC running
with different numbers of threads on Xeon Phi KNL, given in
Hz. Also shown is the RMS jitter of the frametime data used
given in µs. The periodic structure seen at higher thread counts
is most likely due the thread allocation used to aid in vectorisation
described in Section 2.3.3.
2.3.3 Vectorisation
The 512 bit wide vector registers present on the Xeon Phi al-
low up to 16 single precision (SP) operations to be performed
per cycle per CPU core. An operation in this case can be
a fused-multiply add (FMA) operation which combines an
addition and a multiplication, allowing up to 16 SP addi-
tions and 16 SP multiplications per instruction cycle. This
is double the previous specification of 256 bit vector registers
allowing a theoretical 2X speed up for vectorisable compu-
tations. Vectorisation is generally handled by the compiler:
depending on the level of optimisation chosen at compile
time, a certain amount of auto-vectorisation will occur. How-
ever, steps can be taken to aid the compiler and investigate
where vectorisation occurs or does not occur. Essentially, if
the compiler is able to detect that vector or matrix opera-
tions include 16-float boundaries at the same points, then
these operations can be vectorised. This therefore usually
means that by aligning memory to the nearest 64 bytes,
vectorisation will be aided.
The allocation of subapertures to specific threads within
DARC can be optimised such that each thread processes
a multiple of 16 slope measurements when calculating its
own section of the wavefront reconstruction MVM. As each
subaperture has 2 slope measurements, one for each of the x
and y directions, we therefore ensure that the subapertures
are allocated to threads such that each thread processes a
multiple of 8 sub-apertures as a block.
Alignment of array memory to page cache bound-
aries is important so that the data required for the vec-
torised instructions can be loaded into the registers effi-
ciently and with the right ordering. This can be done when
allocating memory for the arrays using the posix mema-
lign (’The-Open-Group’ 2016) function call which aligns the
amount of memory required at the specified boundary. The
next step is to then ensure that sections which can be vec-
torised are written in such a way that the compiler can apply
auto-vectorisation; Intel provides a guide which details the
necessary steps (Intel 2012).
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2.3.4 Reducing the memory bandwidth requirement
Because the wavefront reconstruction MVM is memory
bandwidth bound, due to the relatively simple mathematical
operations but large data size, investigating ways to reduce
the memory bandwidth dependence is an important consid-
eration for ELT-scale AO RTC. A potential solution is to
store the control matrix using 16 bit floating point format,
rather than the conventional 32 bit format. The format used
for the 16 bit floats is the IEEE 754 specification for binary16
(IEEE 2008) which reduces the exponent from 8 to 5 bits and
the mantissa from 23 to 10 bits.
This change does result in some loss of precision in
the control matrix, however the available precision is still
greater than that of the wavefront slope measurements
(which are based on integer-valued detector measurements)
and is therefore still considered sufficient for the reconstruc-
tion (Basden et al. 2010a). Every AO loop iteration, this
control matrix is then loaded into CPU registers, converted
to 32 bit format for operations (necessary since the Xeon
Phi cannot perform 16 bit floating point mathematical op-
erations), and the DM vector computed. The reduction in
memory bandwidth required can therefore reduce AO sys-
tem latency.
2.3.5 Optimising Parallel Vector-addition
As each DARC thread processes a set of subapertures from
beginning to end, the result of each thread’s execution is a
partial DM vector for those subapertures. To combine these
results into a final DM command vector they must be all be
summed together. Previously DARC has achieved this by
using a mutex to lock the final DM command vector whilst
each thread adds its vector into it in turn. This works well
for small numbers of threads on fast cores, however for the
KNL case where there are more threads on comparatively
slower cores, this serial addition can be a source of a large
amount of extra latency.
A solution that we have developed is a branching tree-
like algorithm which allows groups of threads to add their
partial DM vectors and so each group can work in parallel.
A group will be defined by a spin-lock and a thread-barrier.
Within the group a thread will get the lock whilst it copies
its partial DM vector into a temporary output array and
once each thread has copied it’s partial vector it waits at
the barrier for the other threads in the group to finish. At
the completion of a groups work, one thread from each group
will take ownership of the temporary output array and move
on to the next group. This can be seen in Figure 5 where each
group adds its partial DM vector into the red box before that
moves down to the next group where the process is repeated
until the final DM command vector results.
2.3.6 Reducing RTC using latency with asymmetric
subaperture thread allocation
The latency of an RTC is defined as the time from last pixel
to readying the final DM command and so reducing this time
interval is paramount to improving the performance of the
RTC. The different options for handling and processing the
pixel stream are shown in Figure 6, with each subsequent
Group 1 Group 2 Group 3 Group 4
Final DM Command Vector
Stage 1
Stage 2
Stage 3
Figure 5. A schematic of the branching tree-like vector addi-
tion algorithm for a 4->2->2 situation with 16 threads, the first
stage involves groups of four threads adding up their partial DM
vectors, stages 2 and 3 reduce the resulting temporary DM com-
mands to final DM command vector. This example allows up to
4 vector additions to happen in parallel and a total of 3 sequen-
tial stages instead of simply adding up all 16 threads’ partial DM
vectors sequentially. For larger thread counts, the effect is even
more pronounced.
Pixel transfer
a) Option 1: No pipe-lining, a single software thread for data processing 
c) Option 3: Pipe-lining with overlapping data processing by multithreading with
an equal number of
subapertures per thread 
b) Option 2: Pipe-lining with consecutive data processing done by a single thread 
d) Option 4: Pipe-lining with overlapping data processing by multithreading with
an un-equal number of
subapertures per thread 
TimeLast pixel
Data processing 20 sub-apertures
Figure 6. A comparison of the latency introduced via vari-
ous pixel handling techniques. It shows that minimal latency is
achieved via pipe-lining of the reconstruction using threads which
process unequal numbers of subapertures such that they finish
processing at roughly the same time.
option reducing the time taken from last pixel to end of
thread computation.
As each DARC thread processes its subapertures from
beginning to end, they must be allocated a specific set of
subapertures to process, the most simple and naive way
of assigning subapertures would be to divide them equally
amongst the threads, Figure 6(c). However as can be seen
the threads which process the earlier arriving subapertures
finish their work before the later threads, the subapertures
are assigned equally among threads in an ascending order,
as the thread number increases so does the time waiting for
pixels, yet the processing time is constant.
Seen in Figure 6(d) is an option whereby the sub-
apertures are not allocated equally among the threads, the
threads that process earlier subapertures are given more
work to do and the later ones are given less. This ensures
that the threads finish their work at roughly the same time
and so helps to reduce the time between the last pixel ar-
riving and the final DM command being sent out. However,
the time waiting for pixels also changes as processing more
subapertures requires waiting for more pixels, which can be
seen in the different sized blocks for pixel waiting. This is a
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lot more complex in practice as there will not be a one-to-
one relation between the number of sub-apertures and the
number of pixels that need to be waited for.
3 RESULTS AND DISCUSSION
The performance of an AO RTC is generally defined by the
time taken for it to process each frame, where a frame is a
single image from a WFS and the processing involves cali-
brating the pixels, computing the centroids and reconstruct-
ing the wavefront before sending the results to a correcting
element. There are different ways of determining the amount
of time that it takes an RTC to process a frame and it de-
pends on the definition of when a frame starts and when it
ends. Timing for the entire AO RTC loop is generally taken
from the time the first pixels arrive at the RTC core to the
time when the last DM commands have been sent to the
correcting element.
This encompasses the entire computation of the RTC
especially when the main loop is pipelined, i.e., the process-
ing is done for groups of pixels as they arrive due to the way
the image sensors read-out the pixels. However, in the case
of a fast RTC and a slower camera, RTC latency will be
artificially lengthened by periods waiting for camera pixels
to arrive. Here, we use the traditional definition of RTC la-
tency, defined by the time taken between last camera pixels
arriving at the RTC and last DM demand being computed.
This definition can therefore be computed entirely within
the RTC hardware, though does not include delays due to
the capture of camera pixels (e.g. by a frame grabber card,
and transfer to the computer memory), or delays due to time
taken for DM demands to leave the computer and arrive at
the DM. In addition to latency, we also report maximum
stable RTC loop rate, i.e. the fastest rate at which the RTC
can operate stably.
In cases where we present maximum RTC rate, i.e. with-
out a camera attached, we define latency as the inverse frame
time: in this case, the latency represents the minimum com-
putation time for the RTC loop.
We also define the jitter of the AO RTC to be the vari-
ation in latency. We present both rms jitter and also peak-
to-peak (worst case) jitter.
3.1 Suitability of Xeon Phi for ELT scale AO RTC
We configure the best case SCAO RTC simulator in an ELT
configuration with 80 × 80 sub-apertures with a 0.25 × D
central obscuration and 10×10 pixels per sub-aperture. This
results in 4708 active sub-apertures, and therefore 9416 slope
measurements. The number of DM actuators is 5170, based
on a circular 81 × 81 actuator DM aperture.
Figure 7 shows the frametime results of the SCAO best
case simulator for 106 frames. The figure shows the minimal
number of outliers and also the small spread of the distribu-
tion. The average frametime of (0.77 ± 0.02)ms corresponds
to an average framerate of (1300 ± 30)Hz. This is shorter
than a typical atmospheric coherence time, and therefore
would be suitable for ELT-scale SCAO RTC. The rms jit-
ter is 16.3µs, which is about 2% of the mean frame time,
and would have insignificant impact on AO performance
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Figure 7. a) Frametime results of SCAO best case simulator for
106 frames with an average frametime of (0.77 ± 0.02)ms which
corresponds to an average framerate of (1300 ± 30)Hz. The hori-
zontal line is the average frametime. b) A histogram of the frame
times in (a).
(Pettazzi et al. 2012). The maximum instantaneous peak-to-
peak jitter between consecutive frames is 107µs, including
the startup measurements, or 88.8µs during the long-term
measurements.
3.1.1 DARC on Xeon Phi for ELT scale AO RTC
Figure 8 shows the frametime results of DARC configured for
ELT-scale SCAO (in a similar configuration as above how-
ever with 5316 actuators, to mimic the ELTs M4 Adaptive
mirror, and 4632 subapertures for a total of 9264 slope mea-
surements) though without a physical camera connected,
measured over 106 frames. It can be seen in Figure 8(a) that
for the system using an Intel motherboard (model S72000,
7250 processor), there are a small number of regular single
frame outliers which add about 200-250µs to the frame time,
roughly every 63.75 s. We have determined that these events
are due to the Intel system management interface on the
motherboard, which periodically polls the processor for in-
formation. There appears to be no way in which this can be
turned off. The presence of these interrupts can be verified
using this code:
(i) for SEC in ‘seq 0 200‘; do echo -n ”$SEC ”; rdmsr -p
0 -d 0x34; sleep 1; done,
which has been used to confirm their presence on the Intel
S72000 motherboard used in this report.
Figure 8(b) shows results taken using a Ninja Develop-
ment platform Xeon Phi using a Supermicro motherboard
(model K1SPE with 7210 processor). Here it can be seen
that these 64 s period events are not present. It is there-
fore important to take care when evaluating motherboards
suitable for AO RTC. Histograms of both measurements are
shown in Figure 8(c), the difference in mean frametime be-
tween the two distributions is due to the specification of
the processors used in each motherboard; 1.4 vs. 1.3GHz
clock speed, 480 vs. 450GB s−1 memory bandwidth (Table 1).
From this figure, it can be seen that the distribution of la-
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Figure 8. a) Frametimes for DARC SCAO on an Intel Mother-
board with no camera for 106 frames with an average frametime
of (0.93 ± 0.01)ms which corresponds to an average framerate of
(1070 ± 10)Hz. b) As for (a), except for a Supermicro motherboard
with an average frametime of (1.01 ± 0.01)ms which corresponds to
an average framerate of (990 ± 10)Hz. c) Histograms of the frame-
times presented in (a) and (b) with (a) on the left and (b) on the
right. The horizontal lines in (a) and (b) are the mean frametimes
for each distribution.
tency measurements is approximately Gaussian, except for
the outliers.
Therefore, DARC is able to operate ELT-scale SCAO
with a (0.93 ± 0.01)ms frame time, corresponding to a
(1070 ± 10)Hz maximum frame rate. When the 64 s events
are included, the instantaneous peak-to-peak jitter over a
million frames is 263µs, while ignoring these events reduces
the peak-to-peak jitter to 92.7 µs and the RMS jitter is only
11.4µs. The Ninja development platform can operate ELT-
scale SCAO with a (1.01 ± 0.01)ms frame time, correspond-
ing to a (990 ± 10)Hz maximum frame rate. This is a lower
maximum performance than the Intel motherboard system
due to the difference in processor specification which is as
expected.
3.1.2 Storing the control matrix as 16 bit floating point
values
For investigating the effect on the latency of the RTC on
the Xeon Phi when storing the control matrix as 16 bit float-
ing point values we had to use our own implementation of
an MVM algorithm. This is because the Intel MKL library
that is used to calculate the reconstruction MVM in pre-
vious results is unable to operate directly on 16 bit floating
point values. To be able to use it, the values would need to
be converted to 32 bit before each call to the MKL library.
This would not be ideal as MKL works best on larger MVM
problem sizes and converting a large amount of the control
matrix to 32 bit would defeat the purpose of storing it as
16 bit and making too many calls to the library would vastly
increase the latency.
Our custom MVM implementation uses Intel intrinsic
instructions to convert the 16 bit values of the control ma-
trix immediately before they are operated upon. Up to 16
conversions can be done in a single instruction with the re-
sults stored in one of the 512 bit vector registers ready for
the FMA MVM operations. This ensures that there is a
minimum transfer of 32 bit values to conserve memory band-
width.
A similar custom 32 bit MVM implementation, simply
loading the data instead of converting it, shows that this
algorithm isn’t as optimised as MKL. It gives an average
frametime of (0.995 ± 0.006)ms with an RMS jitter of 5.96 µs
which can be compared to results that use MKL on the same
processor/motherboard of (0.93 ± 0.01)ms from Figure 8.
The algorithm that uses a 16 bit control matrix decreases
this average frametime to (0.902 ± 0.006)ms with an RMS jit-
ter of 5.60 µs. The need to use a less optimised custom MVM
and the need to convert to 32 bit floats introduces extra over-
head which greatly reduces the potential gain. These results
show that this implementation of storing and converting the
16-bit control matrix increases performance by only 3% over
the best case MKL results.
The next iteration of Xeon Phi after KNL, Knights Mill
(KNM) which is available now, includes support for Intel
variable precision operations (vector neural network instruc-
tion, VNNI) which include intrinsic instructions that can di-
rectly operate on 16 bit integer values by addition and mul-
tiplication to produce an accumulated 32 bit integer sum.
This would require some conversion of the control matrix
and slope values to fixed-point 16 bit precision integers but
could reduce the memory bandwidth requirement without
introducing a costly 16 to 32 bit conversion for each control
matrix value at execution time. Simulations have shown that
16 bit fixed-point values would just be sufficient to provide
the required precision (Basden et al. 2010a), however when
taking into account a real system with misalignments it may
not be adequate.
This functionality comes via a redesigned vector pro-
cessing unit (VPU) which also doubles the number of SP
FMA operations possible per instruction cycle, increasing
the theoretical peak SP-FLOPS 2X over KNL. This is
achieved with quad FMA (QFMA) instructions which allow
for sequential FMA to accumulate over four sets of calcu-
lations with a single instruction. There are caveats to this
however due the instruction pipeline of the VPUs, so 2X
speed up is unlikely, but the QFMA operations should defi-
nitely benefit the highly vectorisable MVM without needing
to use the 16 bit VNNI; investigation into KNM VNNI and
QFMA instructions could be useful future work.
3.2 DARC SCAO computation with a real
wavefront sensor camera
Figure 9 and Figure 10 show two sets of frametime results
for DARC configured for ELT-scale SCAO, with pixels ar-
riving from a real 10GigE Vision based camera running at
500Hz and at the camera’s maximum framerate of 966Hz
respectively. The camera is an Emergent Vision Technolo-
gies HS2000M, delivering 100 pixels per sub-aperture. The
figures show minimal numbers of outliers and also the small
spread of the distributions, with rms jitters of 20.1µs and
13.8µs for 500Hz and 966Hz respectively, which is similar
to that when DARC operates without a real camera.
The 64 s events due to the Intel motherboard are visible
in the data for 966Hz, however they are not seen in the data
for 500Hz, this likely due to the reduced computational de-
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Figure 9. a) Frametimes of DARC SCAO with a real wavefront
sensor camera operating at 500Hz for 106 frames, the horizontal
line shows the average frametime of (2.00 ± 0.02)ms. b) A his-
togram of the frame times, showing the distribution of jitter.
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Figure 10. a) Frametimes of DARC SCAO with a real wave-
front sensor camera operating at 966Hz for 106 frames, the hori-
zontal line shows the average frametime of (1.04 ± 0.01)ms. b) A
histogram of the frame times, showing the distribution of jitter.
mands for SCAO at 500Hz and so the CPU has ample time
to process the interrupts without affecting DARC. The max-
imum instantaneous peak-to-peak jitter is 510µs for 500Hz
and 163µs for 966Hz excluding the 64 s events, over one mil-
lion frames.
The shapes of the histograms in Figure 9 and Figure 10
are quite different, as they are plotted on a log scale it shows
that for the camera operating at 500Hz there is a high nar-
row peak at the mean of the distribution with relatively
small numbers of frames spread out to either side. This gives
the distribution it’s low RMS jitter but a relatively high rel-
ative instantaneous peak-to-peak jitter.
We use a modified version of the Aravis GigE Vision
Library (AravisProject 2018), which enables access to the
pixel stream, rather than waiting until the entire frame has
been delivered. In this way, DARC can begin processing sub-
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Figure 11. A measure of the time from the last pixel arriv-
ing from the camera to end of thread computation per thread.
‘Equal number’ shows the results for a naive subaperture alloca-
tion whereby each thread processes an equal number of subaper-
tures. ‘Unequal number’ shows allocation by a simple algorithm
which gives more work to threads which are processing subaper-
tures whose pixels arrive earlier.
apertures as soon as enough pixels have arrived, reducing
latency. As the latency of an RTC is defined as the time
between last pixel arriving and the final DM command being
sent out, reducing this time improves the performance of the
RTC.
Figure 11 shows the time taken for the DARC pro-
cessing threads to finish processing their subapertures from
the time the last pixel arrives from a real camera; these
are average times for 105 frames. Figure 11 (Equal num-
ber) is for the case described in Figure 6(c) and Figure 11
(Unequal number) is for the Figure 6(d) case. Both sets of
data are taken with the real camera operating at 500Hz.
Figure 12 shows that for the situation with equal numbers
of subapertures the mean RTC latency for 105 frames is
(0.84 ± 0.02)ms, and for unequal numbers, the mean RTC
latency is (0.64 ± 0.02)ms. Figure 11 shows a modest im-
provement in RTC latency, bringing the latency below that
of the best case simulator and demonstrates the different
end of thread execution times described in Figure 6. These
results show that DARC on the Xeon Phi can operate SCAO
at ELT-scales with a real camera.
The algorithm used to assign the unequal numbers of
subapertures is a very basic implementation with a linearly
decreasing sub-aperture count per thread. This algorithm
will be explored further to find the optimal sub-aperture
allocation to improve latency for desired framerates and dif-
ferent read-out rates.
3.3 Best-case and DARC performance
The results described in Sections 3.1.1 and 3.2 for the ma-
ture DARC AO RTC on the Xeon Phi are consistent with
those found in Section 3.1. The frametimes for DARC with
no camera, as shown in Figure 8, give the current best perfor-
mance of the computation along with pipelining and hard-
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Figure 12. Latency measurements (time between last pixel re-
ceived to DM demand ready) for DARC operation with a real
wavefront sensor camera at ELT-scale at 500Hz. a) shows results
when using the unequal subaperture thread allocation. b) shows
results for the equal subaperture thread allocation, Figure 11.
real-time aspects which are required for a real RTC. DARC
operates with a maximum frame rate which is slightly be-
low that of the best case system, though will also exhibit
lower latency, due to the ability to interleave processing and
pixel acquisition (which the base-case system cannot do).
Figure 12 shows that by using a more appropriate subaper-
ture thread allocation algorithm, the latency of the RTC
with a real camera can be reduced to well below that of the
best case simulator.
3.4 Future Work
The optimisations of DARC presented in this paper are
far from exhaustive, they focus on the multi-threading and
reconstruction aspects and provide us with adequate per-
formance for ELT SCAO. However, they can still be im-
proved upon by further investigation into other aspects of
the real-time pipeline such as the pixel calibration and cen-
troiding parts. There are also more novel algorithms in use
in AO which could benefit from acceleration by Xeon Phi
such as more complex reconstruction techniques like Linear
Quadratic Gaussian (LQG, Kulcsa´r et al. 2006) reconstruc-
tion and less computationally expensive techniques such as
the Cumulative Reconstructor with domain decomposition
(CuRe-D, Rosensteiner 2012).
Another area where Xeon Phis may be applicable is for
ELT scale AO modelling and simulation, to aid design deci-
sions during system design studies. Currently full ELT scale
simulations are not capable of being run even close to real-
time (Basden 2014), and therefore the large AO parameter
space takes a long time to fully explore. To aid with ELT
commissioning, a hardware-in-the-loop real-time simulation
(Basden 2014) will be required, and here, operation at close
to real-time rates becomes very important. AO PSF recon-
struction will also benefit from real-time simulation rates.
Investigation into the improved 16 bit integer instruc-
tions, such as VNNI and QFMA described in Section 3.1.2,
provided by the Xeon Phi Knights Mill could also be consid-
ered for future investigation. Hardware that supports half-
precision integer instructions are becoming ever more com-
mon with their use in neural network applications and so
their investigation for AO RTC would be very useful for fu-
ture hardware.
3.4.1 ELT MCAO prototype
This paper has only discussed the SCAO regime of AO
for ELT-scale but the next generation telescopes all have
more complex multi-conjugate or multi-object AO systems
planned for which suitable RTCs will be required. One of
these systems is the ELTs Multi-conjugate Adaptive Op-
tics Relay (MAORY) which will employ 6 Laser Guide Stars
(LGS) along with three Natural Guide Stars (NGS) using 3
DMs for the correction, increasing the computation require-
ments by more than 6 times that of ELT SCAO. Our initial
investigation (Jenkins et al. 2018) for this involves multiple
Xeon Phi systems working in parallel to process the images
from each WFS independently before combining the partial
DM vectors and delivering to the DMs. This presents sig-
nificant challenges in addition to those for preparing DARC
for ELT-scale SCAO.
4 CONCLUSION
The results presented show that the Intel Xeon Phi is ca-
pable of performing the computational requirements of a
full on-sky tested AO RTC for ELT scale with frame-rates
and latencies which are suitable for AO system operation.
Furthermore, it has been shown that with a real wavefront
sensor camera, the RTC is capable of performing at similar
frame-rates albeit with slightly increased jitter. We can rec-
ommend the Xeon Phi as suitable hardware for ELT-scale
real-time control, primarily due to the large number of cores,
and the high memory bandwidth, though note that it is nec-
essary to take care when selecting a suitable motherboard,
to avoid periodic temporary latency increases.
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